© 1974 by British Computer Society
| ||||||||||||||||||||||||||||||||||||||||||||||||||||
Analysis of sequential logic circuits

1 Burrough Machines Ltd., formerly Department of Electronics, Southampton University, Southampton, UK, 2 Department of Electrical Engineering and Electronics, Brunel University, Kingston Lane, Uxbridge, Middlesex, UK
In the analysis and simulation of sequential circuits, and in particular asynchronous sequential circuits, the automatic location of feedback loops within the network often presents serious problems.
This paper presents an algorithm, based on an analytical approach, which will isolate the true feedback loops in a network, that is those paths which correspond to the actual secondary variables of the circuit.
Received January 1973.
* Burrough Machines Ltd., formerly Department of Electronics, Southampton University.
Department of Electrical Engineering and Electronics, Brunel University, Kingston Lane, Uxbridge, Middlesex.