Skip Navigation

The Computer Journal 1976 19(1):43-49; doi:10.1093/comjnl/19.1.43
© 1976 by British Computer Society
This Article
Right arrow Full Text (PDF)
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Similar articles in ISI Web of Science
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Search for citing articles in:
ISI Web of Science (33)
Right arrowRequest Permissions
Google Scholar
Right arrow Articles by Curnow, H. J.
Right arrow Articles by Wichmann, B. A.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

A synthetic benchmark

H. J. Curnow1 * and B. A. Wichmann2 §

1 Central Computer Agency, Riverwalk House, London, UK, 2 National Physical Laboratory, Teddington, UK

A simple method of measuring performance is by means of a benchmark program. Unless such a program is carefully constructed it is unlikely to be typical of the many thousands of programs run at an installation. An example benchmark for measuring the processor power of scientific computers is presented: this is compared with other methods of assessing computer power.

Received December 1974.

* Central Computer Agency, Riverwalk House, London SW1P 4RT

§ National Physical Laboratory, Teddington, Middlesex TW11 0LW


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?


This article has been cited by other articles:


Home page
 International Journal of High Performance Computing ApplicationsHome page
T. Hey and D. Lancaster
The Development of Parkbench and Performance Prediction
International Journal of High Performance Computing Applications, August 1, 2000; 14(3): 205 - 215.
[Abstract] [PDF]

Home page
 SIMULATIONHome page
W. J. Karplus
Selection criteria and performance evaluation methods for peripheral array processors
SIMULATION, September 1, 1984; 43(3): 125 - 131.
[Abstract] [PDF]


Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.