© 1976 by British Computer Society
| ||||||||||||||||||||||||||||||||||||||||||||||||||||
Analysis of speed of a binary multiplier using a variable number of shifts per cycle
Department of Computer Science, University of Keele, Keele, UK
Iterative binary multiplication can be speeded up by examining two or more bits of the multiplier in each cycle. Freeman (1967) has described an exact method for calculating the resultant gain in multiplication speed, based on the use of a discrete-time finite state system model. We have used Freeman's model to evaluate the gain in speed for various combinations of two design parametersthe maximum number of shifts per cycle, and the available multiples of the multiplicand. It is shown that a greater performance improvement is obtained by increasing the former parameter rather than the latter.
Received February 1975.
* International Computers Limited.
Department of Computer Science, University of Keele, Keele, Staffordshire ST5 5BG