© 1978 by British Computer Society
| ||||||||||||||||||||||||||||||||||||||||||||||||||
Some improved designs for the digital summation threshold logic (DSTL) gate
School of Electrical Engineering, University of Bath, Claverton Down, Bath, UK
Some computer-generated improved designs for the digital summation threshold logic gate, first described by Hurst, are presented. These designs require considerably fewer logic elements than the original designs and have improved gate-delay parameters. The improved designs are shown to have delay times comparable to those of the bifurcated gates of Reddy and Swamy, whilst enjoying a more elegant structure. Some implementations for these circuits are given.
Received November 1976.
* School of Electrical Engineering, University of Bath, Claverton Down, Bath BA2 7AY