© 1978 by British Computer Society
Analysis of speed of a binary divider using a variable number of shifts per cycle
International Computers Limited and the Computer Science Department, University of Keele, UK
In a recent paper (1976), the analysis of a binary multiplier using a variable number of shifts per multiplication cycle was described. The method was based on a discrete time finite state system model. In this paper we continue the analysis for the more complex case of binary division. The results enable the optimum hardware configuration to be determined for a given cost.
Received January 1977.
* The authors are respectively with International Computers Limited and the Computer Science Department, University of Keele, Staffs, ST5 5BG