Skip Navigation

The Computer Journal 1983 26(3):208-217; doi:10.1093/comjnl/26.3.208
© 1983 by British Computer Society
This Article
Right arrow Full Text (PDF)
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Similar articles in ISI Web of Science
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrowRequest Permissions
Google Scholar
Right arrow Articles by Woods, J. V.
Right arrow Articles by Wheen, A. J. T.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

MU6P: An Advanced Microprocessor Architecture

J. V. Woods * and A. J. T. Wheen *

Computer Science Department, University of Manchester, Oxford Road, Manchester, UK

This paper proposes a new microprocessor architecture that achieves high performance through the use of a large number of registers arranged in a novel fashion. The power of the architecture has been assessed using benchmark programs, and its appears that the code can rival stacking machine code for compactness, while having the potential to run faster than any conventional architecture.

Received August 1982.

* Computer Science Department, University of Manchester,. Oxford Road, Manchester, UK


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.