Skip Navigation

The Computer Journal 1989 32(1):29-35; doi:10.1093/comjnl/32.1.29
© 1989 by British Computer Society
This Article
Right arrow Full Text (PDF)
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Similar articles in ISI Web of Science
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Search for citing articles in:
ISI Web of Science (3)
Right arrowRequest Permissions
Google Scholar
Right arrow Articles by Corsini, P.
Right arrow Articles by Speranza, G.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

The Parallel Interpretation of Logic Programs in Distributed Architectures

P. Corsini1 *, G. Frosini2 ¶ * and G. Speranza2 §

1 Istituto di Elettronica e Telecomunicazioni, Facolta di Ingegneria, Universita degli Studi di Pisa, Via Diotisalva 2, 56100 Pisa, Italy, 2 I.D.S. – Ingegniera Dei Sistemi S.p.A., Pisa, Italy

Multiple processor architectures can be used to speed up the execution of logic programs, as they allow the exploitation of appropriate forms of OR–AND parallelism. In this paper we refer to distributed systems in which nodes are connected by means of point-to-point links, and information exchanges between processes are accomplished by message passing alone. The number of nodes is supposed to be not too large, and the memory of each node not sufficient to store all the database. A parallel interpreter for logic programs is proposed in which the parallelism exploited is not the maximum one and consists of the classical OR parallelism paired with an appropriate form of AND parallelism (‘backtracking parallelism’). The solutions are evaluated in the same order as a classical sequential depth-first interpreter.

Received February 1986. revised May 1987.

* Istituto di Elettronica e Telecomunicazioni, Facoltà di Ingegneria, Università degli Studi di Pisa, Via Diotisalva 2, 56100 Pisa, Italy

§ I.D.S. – Ingegneria Dei Sistemi S.p.A., Pisa

To whom correspondence should be addressed.


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.