© 1990 by British Computer Society
A New Parallel Sorting Algorithm and its Efficient VLSI Implementation
Department of Computer Science, Southern Illinois University, Carbondale, IL 62901-4511, USA
In this paper we develop a new parallel algorithm for sorting which has a time complexity of O(log n) and requires n2/log n processors. The algorithm can be readily mapped on an SIMD mesh connected array of processors which has all the features of efficient VLSI implementation. The corresponding hardware algorithm maintains the O(Log n) execution time and has a low O(n) interprocessor communication time.
Received November 1987. revised February 1990.
* Address for Correspondence: Pradip K. Srimani, Department of Computer Science, Colorado State University, Ft. Collins, CO 80523, USA.
Department of Computer Science, Southern Illinois University, Carbondale, IL 62901-4511, USA