The Computer Journal Advance Access originally published online on January 6, 2006
The Computer Journal 2006 49(2):190-200; doi:10.1093/comjnl/bxh167
| ||||||||||||||||||||||||||||||||||||||||||||||||||||
A Hybrid Network Processor with Support for High-Speed Execution of CPN and Upper Layer IP Protocols
Department of Electrical and Computer Engineering, University of Central Florida, Orlando, FL 32816, USA Email: tkocak{at}cs.ucf.edu
The trend in network processing is towards layer 4-7 processing in the routers and switches. In this paper, we present a hybrid network processor (NPU) architecture that supports high-speed execution of higher layer TCP/IP protocol processing. The architecture achieves this by employing optimized logic blocks for specific tasks in the processing elements. This is a unique architecture such that it can realize both task-level and packet-level parallelism. We also present an example of implementation of a fast adaptive routing algorithm, Cognitive Packet Networks (CPNs), using the proposed NPU architecture. CPN uses a neural network model with a reinforcement learning algorithm to find routes. The applicability of the CPN concept has been demonstrated through several software implementations. Through hardware implementation, we show that this new network model can sustain similar line rates as the current IP protocols.
Key Words: Network routers hardware design cognitive packet networks