Skip Navigation



The Computer Journal Advance Access published online on June 28, 2007
The Computer Journal, doi:10.1093/comjnl/bxm032
This Article
Right arrow Full Text
Right arrow Full Text (PDF)
Right arrow All Versions of this Article:
50/5/616    most recent
bxm032v1
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrowRequest Permissions
Google Scholar
Right arrow Articles by Lee, J.
Right arrow Articles by Lee, C.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

© The Author 2007. Published by Oxford University Press on behalf of The British Computer Society. All rights reserved. For Permissions, please email: journals.permissions@oxfordjournals.org

A High-Speed Link Layer Architecture For Low Latency and Memory Cost Reduction

Jaesung Lee1, Hyuk-Jae Lee1,* and Chanho Lee2

1 School of Electrical Engineering and Computer Science, Seoul National University, San 56-1, Shilim-dong, Kwanak-gu, Seoul 151-742, South Korea
2 School of Electronic Engineering, Soongsil University, 1, Sangdo-5-dong, Dongjak-ku, Seoul 156-743, South Korea

* Corresponding author: hjlee_paper{at}capp.snu.ac.kr

Received 20 August 2006; revised 6 May 2007

Accepted for publication 8 May 2007.

This paper presents the design and implementation of the InfiniBand link layer with special efforts made for packet latency reduction and buffer space optimization. The link layer is designed to avoid any architectural conflict while its components are executed in parallel as far as possible. For high-speed packet processing with the various quality of service supports required by InfiniBand, three candidates for packet receiving architecture are investigated. The maximum and minimum delays from an input to an output of a switch adopting each of the three candidates is estimated by mathematically modeling the switch delays. Then, the candidate architecture with the best performance is chosen, and a novel first-in first-out (FIFO) is designed to efficiently implement the chosen architecture. Simulation results show that the chosen architecture achieves the least packet latency and uses the least memory space among the three candidates. The link layer core is implemented in an InfiniBand host channel adapter system-on-chip called KINCA.

Key Words: parallel processing • network processor • VLSI design • cluster system • system-on-chip


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.