# A computer model for instructional purposes

M. H. Williams and H. L. Ossher

Department of Computer Science, Rhodes University, P.O. Box 94, Grahamstown, South Africa

This paper describes a computer simulator which is used as an aid to teaching certain aspects of computer science. The properties of the computer to be simulated are determined by parameters which are read in as data by the simulator. Once these are set up, further parameters are used to enter a program coded in the machine code of the simulated computer. The program will be executed with monitor printouts of specified registers or portions of memory. (Received June 1974)

#### 1. Introduction

A convenient method of communicating the basic principles of operation of a particular computer is by specifying its semantics in some suitable notation. Not only does this provide the receiver with the essential information in a conveniently condensed form but it also causes the person providing the information to think carefully and to crystallise his own ideas on the exact manner of operation of the particular machine.

This technique is thus useful when one is studying the basic manner of operation of a computer in courses such as machine architecture, or as a background to the hardware required for certain aspects of operating systems. However, if one is to use such a system for teaching, it should preferably be both simple and powerful. For example, one could express the semantics of a computer in a system such as VDL (Lee, 1972); but while this is powerful, it lacks simplicity and is certainly not the most convenient system for this type of application.

The present paper describes a simulator which employs a 'language' (semantic notation) that is both simple and powerful. The user provides parameters specifying the characteristics of the particular computer he wants to simulate and the program to be run on this computer. The simulator then simulates the effect of running this program on the specified machine, monitoring the contents of certain registers during the run.

It can thus be used to demonstrate hardware features of a wide variety of existing or hypothetical computers, or to allow students to design computers of their own to meet certain specifications, or to implement their own interpretation of existing computers. The language includes a certain amount of duplication in parts (e.g. input/output) to allow it to be used to teach students at different levels.

The data required by the simulator can be divided into two categories, viz.:

- (a) COMPUTER DEFINITION PARAMETERS—defining the properties of the computer to be simulated, and
- (b) PROGRAM DESCRIPTION PARAMETERS—defining the machine code program to be run on the simulated computer and providing 'running instructions' to control its execution.

These two types of parameters are described in the following two sections.

#### 2. Computer definition parameters

The first set of parameters, the computer definition parameters, define the structure of the machine in terms of the registers, the machine code instruction set and the instruction set-up/execute cycle. There are also parameters for defining the peripherals and the character set of the simulated computer. The set comprises seven parameter types in all, namely B, D, I, E, O, P and C parameters.

#### 2.1. The BEGIN parameter

Before a computer definition, the parameter

R

is used; this causes all pointers to be initialised. It is used single one may want to run several batches of data representing different computers.

# 2.2. The definition of registers

The D parameter defines the registers of the computer. Each definition associates a name with a register or set of registers of a particular size as follows:

Dr:n defines a register r of length n bits,

or D r: n,m defines a set r of m registers each of length n

or D r: n, m, p defines a set r of p blocks, each containing m registers of length n bits.

The first form is used to define single registers such as accumulators, next-address register, function register, etc. The second form can be used to define main memory, viz. a set of m registers (numbered 0 to m-1) of equal length; while the third form is used to define auxiliary memories, such as disc or drum, consisting of p blocks or buckets, each containing m words of length n bits apiece.

More than one definition may be punched on a card, in which case one uses the form

$$D d_1; d_2; \ldots; d_k$$

where each  $d_i$  is one of r:n, r:n, m or r:n, m, p. If a definition overflows onto a new card, the symbol '&' in the first column of the new card indicates the continuation. An example shown in Fig. 1.

# 2.3. Definition of machine code instructions

The machine code instruction set (or possibly a subset of the full instruction set) is set up by defining the effect of each instruction on the appropriate registers of the computer. This is done by means of parameters of the form:

$$In: s_1; s_2; \ldots; s_i$$

where n is the instruction code in binary (preceded by the symbol '#') or decimal, and  $s_1, s_2, \ldots, s_i$  is a sequence of substeps or statements representing the effect of the instruction code n

Statements may consist of any of the following

(a) Arithmetic: register = expression

(b) Data transfer: MOVE (c) Input: READ (d) Condition: IF

(d) Condition: IF (e) Unconditional transfer: GOTO

(f) Shift: SLL, SRL, SLC or SRC (g) Halt: STOP or ILLEGAL




Fig. 1 An illustration of how the registers of a simple hypothetical computer can be defined using D-parameters.

(a) The registers of a simple hypothetical computer: main memory (consisting of 16 8-bit words), auxiliary memory (comprising 16 blocks or buckets, each containing eight 8-bit words), function register, address register and next-instruction register (each of four bits) and an accumulator (16-bits).

(b) The corresponding computer definition parameters defining these registers.

(h) Execute:	<b>EXECUTE</b>
(i) Subroutine call:	see section 2.5
(j) Initiate IO:	see section 2.6

# Arithmetic

An arithmetic statement is similar to the assignment statement of many high-level languages. The contents of registers (simple or subscripted) and integer constants may be combined by means of +, -, \*, / and parentheses in the usual way. An example of an arithmetic statement is

$$A = -(B + C(I)) * 2$$

which is interpreted as follows: add the contents of register B and the contents of the register from the set C pointed to by the register I. Multiply the result by two, negate and store in register A.

To access only a portion of a register, the bit positions of the beginning and end of the required field must be specified in square brackets after the register name, e.g.

$$A[1, 5] = E[2, 4] + C(I + 1)[3, 7]$$
.

The convention adopted here is that the least significant bit is numbered zero.

If one wishes to propagate the sign bit of the number contained in a register before using it in an expression or storing it in another register, the suffix

@(expression)

Table 1 Specification of a simple set of machine code instructions for a computer with registers as defined in Fig. 1.

```
(a) Description of instructions
Machine code Interpretation
function
               Load main memory register into acc., pro-
#0000
               pagating sign
#0001
               Store least significant 8 bits of acc. into main
               memory
#0010
               Add main memory register into accumulator
               Subtract main memory register from accumu-
#0011
               lator
#0100
               Unconditional jump
#0101
               Jump if accumulator negative
#0110
               Jump if accumulator is non-zero
               \int if N \neq 0, CALL
#0111
               ) if N=0, EXIT
#1000
               Fetch 8 words from auxiliary into main
               memory from M(8), then call address 8
               Dump 8 words from main memory to auxiliary
#1001
               memory
               Fetch 8 words from auxiliary and exit to
#1010
               address given in accumulator
#1011
               Add into store
               Shift left logical
#1100
               Shift right logical
#1101
               Read n words into main memory
#1110
#1111
               Stop
(b) The corresponding instruction definition parameters
I
```

```
#0000:
                    A = M(N)@(16)
I
       #0001:
                    M(N) = A[0, 7]
I
       #0010:
                    A = A + M(N)@(16)
I
       #0011:
                    A = A - M(N)@(16)
I
       #0100:
                    I = N
Ι
       #0101:
                    IF(A[15, 15].EQ.1), 1; I = N
Ι
       #0110:
                    IF(A.NE.0), 1; I = N
Ι
                    IF(N.EQ.0), 2; I = A[0, 3];
       #0111:
&
                    GOTO END; A = I; I = N
I
       #1000:
                    MOVE X(0, N), M(8), 8; A = I;
&
                    MOVE M(8), X(0, N), 8
Ι
       #1001:
I
                    MOVE X(0, N), M(8), 8; I = A[0, 3]
       #1010:
I
       #1011:
                    M(N) = M(N) + A[0,7]
                    SLL A, N
I
       #1100:
I
       #1101:
                    SRL A, N
                    READ M(A), N
I
       #1110:
Ι
                    STOP
       #1111:
```

is appended to the register name. The value of the expression specifies the number of bits to be occupied by the result. For example, if one wishes to add the contents of an 8-bit register Z to the contents of the least significant 16 bits of a 24-bit register Y and store the result in a 16-bit register X, propagating the sign bit of Z before addition, one may write:

$$X = Y[0, 15] + Z@(16)$$
.

Data transfer

To transfer a number of registers at a time, say from main memory to auxiliary memory or main memory to main memory, the statement

MOVE 
$$r_1$$
,  $r_2$ ,  $e$ 

is used, where  $r_1$  is a register from a set of registers,

 $r_2$  is a register from the same or a different set of registers,

e is an expression specifying the number of and

registers to be transferred.

For example,

MOVE C(8), X(0, N), 8

transfers the contents of 8 registers starting at C(8) to the 8 registers starting at X(0, N).

Input

The statement

READ r, n

causes n data items to be read from the data cards and stored in registers starting from register r. This is used to obtain the effect of peripheral transfers at a simple level (without using the P parameter).

Condition

To obtain conditional execution of substeps, the statement IF (condition), n

is used. A condition has the form

expression relation expression


where relation is one of the following: .GT., .GE., .EQ., .LE., .LT. or .NE., and n is a constant. For example,

IF(A[4, 7].NE.B[0, 1]@(4) + C), 3

If the condition is true, then the next n substeps are to be executed; otherwise they are to be skipped.

Unconditional transfer
The statement

GOTO n



(**b**)

E = F = M(I)[4,7]; N = M(I)[0,3]; I = I + I;

& EXECUTE F

Fig. 2 (a) The instruction set-up/execute cycle for the machine of Fig. 1: fetch contents of main memory word pointed to by I and separate function and address components into registers F and N; increment register I and then execute the instruction in F.

(b) The corresponding instruction set-up/execute parameter for the simulation program.

where n is a constant, causes control to be transferred to the nth substep of that instruction definition. Similarly

#### **GOTO END**

causes all further substeps of the instruction definition to be skipped.

Logical or circular shift Statements of form

> SLL r, e SRL r, e SLC r, e SRC r, e

are used for left or right logical or circular shifts. In each case r is the register to be shifted and e an expression specifying the number of places it is to be shifted.

Halt

or

The statement

**STOP** 

halts the simulated computer. The statement

ILLEGAL n

halts the simulated computer and prints a suitable message on the line printer.

Execute

The statement

#### EXECUTE e

causes e to be evaluated and the result to be interpreted as an instruction code. This instruction code is then executed. Finally control returns to the substep following the EXECUTE statement.

A simple set of machine code instructions is illustrated in Table 1.

2.4. Definition of instruction set-up/execute cycle

The E parameter is used to define the process involved in fetching an instruction from main memory, resolving the separate fields into separate registers, determining the modified address if indexing or indirect addressing is allowed, updating the next-instruction register and finally executing the instruction. It has the form

$$E s_1; s_2; \ldots; s_i$$

where  $s_1, s_2, \ldots s_j$  is a sequence of substeps of the same form as used in instruction definitions. For a simple example, see Fig. 2.

2.5. Definition of subroutines and overflow conditions  $\odot$  Where sequences of substeps occur repeatedly, subroutines




Fig. 3 Program Description Parameters to set up and execute a bootstrap loader program which loads a binary loader which in turn loads a large program in the hypothetical computer of Figs. 1 and 2 and Table 1.

.14	1 H	AIN HEHORY	
. 1	1 4	UXILIARY MEMURY MSTHUCTION PROCES	
:H:4;1;4 6		ATA PROCESSING RE	
00: A=M(N)=(16)		OAD	
01: M(N)=A[0,7]	1 5	TORE	
10: A=A+H(N)2(16) 11: A=A-H(N)2(16)		UBTRACT	
00: I=N	+ 3	UMP	
01: IF(A[15,151,LQ.1),11 I	•4	NEG - JUMP IF NEG	ATIVE
10:   F(A.NE.O).1;	6010 ELAVA-1119N	NZ - JUMP IF NONE ALL (Nac) / EXIT	(KBO)
DO: MOVE X(0,K),M(t),8;A=1	;;=8 + C	ALL AUXILIARY	(CALLA)
01: FOVE M(8),X(0,N),8	1 0	UPP AUXILIARY	(DUMPA)
10: MOVE X(0,N),M(A),8:1=A 11: P(N)=M(N)+ALO,71	10,31 T E	XIT AUXILIARY DS - ADD INTO STO	(EXITA)
CO: SLL A.N		LL	
CO: SLL A.N O1: SRL A.N			
10: READ M(A),N		TOP	
(1)[4,7]; N=P(1)(0,3); l=1		NSTRUCTION FETCH/	EXECUTE CYC
CUTE F			
SET 0):#11101000; M(1):0; M(3)	:1; M(4):#11101000: H	(5):#10010c00: ×c	6):2
7):#01000000: 1:3			
, N, I, A			
	MONITOR PRINT	1	
	***************************************		
*			•
•			
• H(0)	# 11101000	232	READ
* H(1)	# 00001300		. 8
•			
• P(2)	# 0000000	0	: 0
* P(3)	# 0000001		LOAD
•			
• H(4)	s 11101000	535	READ
* H(5)	# 10010000	166	• DUMPA
•			•
* H(6)	# 00000010	2	: LOAD
* H(7)	# 01000000		JUMP
•			•
• M(8)	* 00000000	0	:
• K(9)	# 00000000	0 -	
•			•
• R(10)	# 00000000	0	•
* H(11)	# 00000000		<del></del>
•			•
• H(12)	# 00000000	0	:
* H(13)	# 00000000		<del></del>
•			•
+ H(14)	. 00000000	0	:
	# 0000000U		
• H(15)			•
•		0	:
H(15)	. 0000		
<u> </u>			•
		0	•
<u> </u>		3	•
, , , , , , , , , , , , , , , , , , ,	# 0000 # 0011	. 3	•
, , , , , , , , , , , , , , , , , , ,			•
, , , , , , , , , , , , , , , , , , ,	# 0000 # 0011	. 3	•
, , , , , , , , , , , , , , , , , , ,	# 0000 # 0011	. 3	•

Fig. 4 (a)




Fig. 4 (b)

R(0)	*****			******	***
#(1)					÷ .
H(2)	;				
H(3)					
#(4)					•
#(5)					_
H(a)					•
#(1)	<del></del>				•
100   100	,				
#(2)					
#(19)					
#(11)					•
#(12)					
#(15) #,00100011 47 47  #(14) #,00100111 47 47  #(15) #,00001000 8 8 8  1					•
#(14)					
#(13)					
10100.15, #1030101.16, #00010111, 1130001010, #30000101   1010111.11, 101101110.1101111.110101111.11010111.11010111.11010111.1101011.1101011.1101011.1101011.1101011.1101011.11010101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.11010101.11010101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.11010101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.11010101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.1101010101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.110101.11010101.11010101.110101.110101.110101.110101.11010101.1101010101.110101.11010101.11010101.1101010101.110101010101.110101010101.11010101010101		M(15)			•
1910001.00131101.6.10131010.6.00100010.0010.			# 1101	13	
	10100	01, *01131101,4.*19 01, *u20110000.3.*00	100010,200010501,21000111 111111,1500010211,2120011 1000100,0,0,0 1015200,4,210100012,0		
M(1)	10100	01, *01131101,4.*19 01, *u20110000.3.*00	100010,200010501,21000111 111111,1500010211,2120011 1000100,0,0,0 1015200,4,210100012,0		
F(2)   111111000   232   READ	10100	01, *01131101,4.*19 01, *u20110000.3.*00	100010,200010501,21000111 111111,1500010211,2120011 1000100,0,0,0 1015200,4,210100012,0		
P(3)   18011001   153   DUMPA     P(4)   P0000000   0   LOAD     P(5)   P0000000   0   LOAD     P(6)   P0000001   33   ADD     P(6)   P0000001   19   STORE     P(7)   P10000000   128   CALLA     P(8)   P10000000   128   CALLA     P(9)   P1000000   130   SUB     P(10)   P1000000   P100000   P1000000     P(10)   P1000000   P1000000   P1000000     P100000000   P1000000   P1000000     P1000000000000000000000000000000000000	10100	01,701131101,4,#19 91,740216900,3,233 00,4,710197910,731 ,2,7409010991,5,#93	190010,-0010c01,#10c011 111111,-120010011,#1200011 (-00100,0,0,0 019202,-(-19100012,0,0)	5	
#(A)000,000 0	10100	01,901,37101,3290 91,822010300,3253 00,429101910,971 22,809(10921,3280)	19000 (1900) ACROSTOCK (1900) 1900) 111.1111.1. 111.11111111111111111111		
N(3)	10100	01, 101, 31101, 3, 2, 2, 3 91, 24, 201, 0300, 3, 2, 2, 3 00, 4, 3101, 1910, 4, 3 1, 2, 3, 0, 10, 10, 10, 10, 10, 10, 10, 10, 10,	1100010, #00010001, #1000011 111111, 1, regold 100100, 0, 0, 0 11200, + (10100013, 0   Now1104   PRINT		1 LOAD
(a)	10100	01.001.31101,410 01.1021.002.3.100 00.1.1021.002.3.100 00.1.1021.002.002.002.002.002.002.002.00	100010, .collocol, .f Joseph 111111, .ecuploil, .f Joseph 100100, 0.0.0 101200, .clyptoull,         	1 15 232	1 LOAD
100000002   128   CALLA   100000000000000000000000000000000000	10100	01.001.31101,410 01.1021.002.3.203 001019.9101.813 001019.9101.813 01	100010.00110001.1000011 1101111.1200011 100010.0.0 101200.10101111 101200.10101111 101200.10101111 101200.101111 101200.101111 101200.10111 101200.10111	1 1 15 232 155	1 LOAD READ DUMPA
(a)   (a)   (b)   (c)   (c)	10100	01.011.31101.412 01.4021.000.3.1.20 00.4.101.9010.81 02.4.00010.91 8103 8103 8103 8103 8103 8103 8103 8103 8103	100010,    100010,    100010,    100010,    100010,    100010,    100010,    1000100,    1000100,    1000100,    1000100,    1000100,    1000000,	153	1 LOAD READ DUMPA
#(9)	10100	01.001.33101.410 01.4001.000.3.1.00 00.4.001.000.3.1.00 00.4.001.000.3.1.00 00.4.001.000.3.1.00 00.4.001.000.3.1.00 00.4.00	190010online()  2000011   111111  1210111  2000011   100100  0.0.0   100100  0.0.0   201104  PRIVI   201104  PRIVI   200000001   20000001   20000001   200000001	153 232 153 0	1 1 LOAD READ DUMPA LOAD ADD
#(19) #.09011110 32 STORE #(11) #.01011110 94 JNEG #(12) #.10010000 144 DUMPA #(13) #.01102001 97 JNZ #(14) #.11111111 255 STOP #(15) #.0001000 A 8 # J.111 15	10100	01.001.33101.419 01.4001.000.3.1.00 001.4001.000.3.1.00 001.4001.000.3.100 001.4001.000.400 001.600.400.400 001.600.400.400 001.600.400.400.4000 001.600.400.4000 001.600.400.4000 001.600.4000.4000 001.600.4000.4000 001.600.4000.4000 001.600.4000.4000 001.600.4000.4000 001.600.4000.4000 001.6000.4000.4000 001.6000.4000.4000 001.6000.4000.4000 001.6000.4000.4000 001.6000.4000.4000 001.6000.4000.4000 001.6000.4000.40000 001.6000.4000.4000 001.6000.4000.40000 001.6000.4000.40000 001	100010, 0011001, 1200011   111111, 1201011, 1200011   100100, 10, 10   111202, 11110, 112, 10   111202, 11110, 112, 11   1110, 1110, 1110, 11110, 1	1 15 232 153 0 0 35 19	1 LOAD READ DUMPA LOAD ADD STORE
#(12)	10100	01.001.33101.419 01.4001.000.3.1.00 00.4.001.000.3.1.00 00.4.001.000.000.000.000 00.4.0001.000.000 00.4.000.000.000.000 00.4.000.000	100010, ACCITOCOL, FORCOLI 110111, FERDINI, FERDOULL 1000100, A.A.D. 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 111202020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 1112020, ACCITOCOLI 11120	1 15 232 153 0 0 0 19 19 19 19 19 19 19 19 19 19 19 19 19	LOAD LOAD LOAD LOAD ADD STORE CALLA
H(12)   1300 jump   144   DUMPA   1300   1	10100	01.001.30101.410 01.40201.0001.3.1.00 001.40201.0001.3.1.00 001.40201.0001.3.1.00 001.40201.0001.0001.0001 001.0001.0001.0001.0	100010,  100011	1 15 232 153 0 19 19 128 14	LOAD LOAD LOAD STORE CALLA LOAD
#(13)	10100	01.001.33101.410 01.4021.000.3.1.00 001.4021.000.3.1.00 001.4021.0001.000.3.1.00 001.4021.0001.0001.0001.000 001.0001.0001.000	190010,  190011	1 15 252 153 0 55 19 19 128 114 65 114 65	LOAD LOAD LOAD ADD STORE CALLA LOAD SUB
#(14)	10100	01.001.03101.(A.: 1) 01.4001.000.03.1:00 00.4.401.0000.03.1:00 00.4.401.000.03.1:00 00.4.401.0000.03.1:00 00.4.401.0000.03.1:00 00.4.40	190010, Antinocol, al Dacolii 111111, [420] 20111, al Dacolii 111111, [420] 2011, al Dacolii 12020, Antinocolii 12020, Antinocoliii 12020, Antinocol	1 13 232 232 133 0 0 35 19 19 328 14 14 15 15 15 15 15 15 15 15 15 15 15 15 15	1 LOAD READ DUMPA LOAD STORE CALLA LOAD SUB
(1) 7 00991000 A 8	10100	01.001.33101.4.210 01.4001.000.3.100 00.4.101.301.010.3.100 00.4.101.301.010.31.220  M(0) M(1) P(2) P(3) P(4) M(2) M(2) P(4) M(2) P(5) P(6) M(7) P(1) P(1) P(1) P(1) P(1) P(1) P(1) P(2) P(1) P(1) P(1) P(1)	190010,   1900111   1900011	1 15 232 153 0 0 15 15 15 15 15 15 15 15 15 15 15 15 15	LOAD LOAD LOAD LOAD STORE CALLA LOAD SUB STORE JNEG
£	10100	01.001.33101.419 01.1001.33100.3.1.00 001.1001.000.3.1.00 001.1001.000.3.1.00 001.1001.000.3.1.00 001.1001.000.3.1.00 001.000.3.1.000 001.0000.3.1.000 001.0000.3.1.000 001.0000.3.1.000 001.0000.3.1.0000 001.0000.3.1.000	190010.0.0011001.1.000011 111111.1.00101.1.1.000011 111111.1.00101.1.1.00011 11111.1.00101.1.0.0011 11111.1.00101.1.0.00111 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.1.00101 11111.1.00101.00101 11111.1.00101.00101 11111.1.00101.0010	1 15. 232 155. 0 0 53. 19. 19. 14. 65 53. 59. 14. 14. 14. 14. 14. 14. 14. 14. 14. 14	LOAD LOAD LOAD LOAD STORE CALLA LOAD SUB STORE
	10100	01.10131101.4.19.10   11.10131101.4.19   11.10131101.	100010,   100011   100011   100011   1100111   111011   1100111   1100	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LOAD LOAD STORE CALLA LOAD STORE CALLA LOAD SUB STORE JNEG DUMPA JNZ
4 1111 13 13 L	10100	01.001.33101.410 01.402.10.00.3.1.00 001.402.10.00.3.1.00 001.402.10.00.10.00.3.1.00 001.402.10.00.10.00.10.20.10.00 001.001.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00.10.00 001.00.10.00.10.00.10.00.10.00.10.00.10.00.10.00 001.00.10.00	190010,   1900111   19000011   190000011   190000011   190000011   190000011   190000011   190000011   190000001   190000001   190000001   190000001   1900000001   190000000000	1 13 232 133 0 0 3 3 5 19 228 14 14 15 19 25 27 4 15 15 19 25 25 25 25 25 25 25 25 25 25 25 25 25	I LOAD READ DUMPA LOAD STORE CALLA LOAD SUB STORE JNEG DUMPA JNZ
	10100	#(0) #(1) #(0) #(1) #(1) #(2) #(1) #(2) #(1) #(2) #(3) #(4) #(5) #(6) #(7) #(6) #(7) #(8) #(1) #(1) #(1) #(2) #(1) #(2) #(3) #(4) #(5) #(6) #(7) #(1) #(1) #(1) #(1) #(1) #(2) #(1) #(2) #(3) #(4) #(5) #(5) #(6) #(7) #(1) #(1) #(1) #(1) #(1) #(1) #(1)	190010, ACTIONCY   FORCOTT	1 13 232 153 0 0 328 154 155 159 159 159 159 159 159 159 159 159	1 LOAD READ DUMPA LOAD STORE CALLA LOAD SUB STORE JNEG DUMPA JNZ STOP 8
	10100	01.001.03101.(A.21) 01.4001.000.3.1:00 001.4001.000.3.1:00 001.4001.000.3.1:00 001.4001.000.3.1:00 001.4001.000.3.1:00 001.4001.000.000.3.1:00 001.000.000.3.1:00 001.000.000.3.1:00 001.000.000.3.1:00 001.000.3.1:00 0	190010, ACTION   1900011   111111, 12101011, 12100011   100100, A.O.D.     12020, A.O.D.     12020, A.O.D.     1202100, PRIVI     1001001     1001001     1001001     100000000     100000000     100000000     1000000000     100000000     100000000     100000000     100000000     100000000     1000000000     1000000000     1000000000     10000000000	1 15 232 153 0 0 15 15 15 15 15 15 15 15 15 15 15 15 15	1 LOAD READ DUMPA LOAD STORE CALLA LOAD SUB STORE JNEG DUMPA JNZ STOP 8

A simulation run using the parameters shown in Figs. 1 to 3 and Table 1. The contents of registers are printed in binary and decimal form.

may be used to reduce repetition. A subroutine without dummy variables is defined as follows:

$$0 \% sn : s_1; s_2; \ldots; s_k$$

 $0 \% sn: s_1; s_2; \ldots; s_k$  where sn is the subroutine name and  $s_1, s_2, \ldots s_k$  is a sequence of substeps which constitutes the subroutine body. A substantial with dummy variables is defined by a parameter of routine with dummy variables is defined by a parameter of form

$$0 \% sn(p_1, p_2, \ldots p_i) : s_1; s_2; \ldots; s_k$$

where  $p_1, p_2, \ldots p_i$  is a list of dummy variables, each of form  $\supseteq$ ? letter

Subroutines are called by statements of form

if the subroutine has no dummy %sn variables

or %sn (actual parameters) if the subroutine has dummy variables.


Overflow conditions are treated as a special form of subroutine call. An assignment statement which tests for overflow is written in the form

register 
$$! sn,r = expression$$

where sn is the name of the overflow subroutine concerned, and r is the register to be set on overflow.

This is interpreted as: evaluate the expression on the right hand side, test for overflow (by calling subroutine sn) setting register r as required and store the result in the register on the left hand side.

An overflow subroutine is defined with three dummy vari-






Fig. 5 A simple model of some of the registers of the ICL 1901A.

ables. When it is called, the register on the l.h.s., the overflow register (r) and the value of the expression on the r.h.s. will be substituted as actual parameters in their place.

Examples of subroutines and overflow routines can be seen in Figs. 6 and 8.

### 2.6. Definition of peripherals

To demonstrate independent I/O and processing, details of each peripheral must be specified by means of P parameters. These have the form

$$P a, c, r, h, n: s_1; s_2; \ldots; s_j$$

where a is the absolute peripheral number (used in the IO statement),

- c is the channel number,
- r is the name of a single register into which each character being 'read' by the device is stored or from which each character is 'written',
- h is a measure of the delay time between requests for hesitations (cycle stealing), which is specified as the number of substeps of the simulated program to be executed between requests,
- n is the number of characters in the record to be read or

 $s_1, s_2, \ldots s_i$  is a sequence of substeps defining the action and to be taken when the peripheral is activated by an

statement in an I parameter or a subroutine.

The sequence of substeps  $s_1, \ldots s_i$  in a P parameter should contain either the statement

# **INITIATEREAD INITIATEWRITE**

An INITIATEREAD statement causes control to be returned to the main program sequence, to the substep after the IO statement. After this all substeps executed are counted. When h substeps have been executed, the character read will be stored in the register r and control passed back to the substep after the INITIATEREAD in the peripheral definition. The substeps after the INITIATEREAD could check for parity errors and set the hesitation register. If more characters are to be read,

one should branch back to the INITIATEREAD, otherwise exit normally. Similarly for INITIATEWRITE.

An example of this is shown in Fig. 8.

#### 2.7. Definition of character set

The parameter C is used to define the internal character codes of the computer to be simulated. It has the form

#### C "character": i

where i is the code for the character specified in quotation marks. As with the D parameter, any number of these character definitions may be punched on a single card using the form:

$$C"c_1":i_1; "c_2":i_2; \ldots; "c_n":i_n$$
.

### 3. Program description parameters

This set consists of five parameter types, namely S, R, M, £ and T. These control the setup of a program (S), the execution (running) of a given number of instructions (R), the printing of monitor printouts (M), the data required by the program (£)and finally the termination of the simulation (T).

# 3.1. Setting up a program

A program is set up by specifying the contents of each register of the simulated computer. The parameter

#### S RESET

sets all registers to zero, while the parameter

sets up the value n (a decimal or binary number) into the register r. Again, more than one register-value pair may be punched on a card using the form:  $Sr_1:n_1;r_2:n_2;\ldots;r_i:n_i$ 3.2. Executing a program

To control the simulated execution of the program are heather.

$$S r_1: n_1; r_2: n_2; \ldots; r_i: n_i$$

To control the simulated execution of the program, one has the parameters

R nexecute n machine code instructions (or, more strictly, n setup/execute cycles)

print the contents of the registers specified in the and M list list (List items may consist of single register) names, names of sets of registers or components of form  $r_1$ : TO:  $r_2$ , where  $r_1$  and  $r_2$  are registers of a set of registers),

interspersed with the data parameters which have the form £  $n_1$ ;  $n_2$ ; ...;  $n_i$  where  $n_1, n_2, \ldots n_i$  is a sequence of numbers





Fig. 6 (a)

or

uest on 19 April 2024



(e)

Downloaded from https://academic.oup.com/pomjnl/article/18/4/333/348034 by guest on 19 April 2024

(d)




Fig. 7 A simple model of the registers of the ICL 1901A, including three peripherals.

as read from the input device by a READ statement,

and data cards read by an INITIATEREAD statement.

# 3.3. Terminating a program

A program is terminated when a new B parameter is read. This announces the start of a new computer definition. Alternatively, the parameter

may be used to terminate the simulation run completely.

A typical set of program description parameters is shown in Fig. 3.

# 4. Other facilities available on the simulator

Comments may be included at any point on a card. They are simply preceded by the symbol 'f'. Upon reaching such a symbol, the simulator will ignore the rest of the card.

There are various other facilities which are available on the simulator but which cannot be described here for lack of space. These include tracing facilities controlled by parameters

> **\$TRACE \$NOTRACE**

and

and a set of auxiliary variables which are similar in format to dummy variables.

#### 5. Examples

The simulation run for the computer program defined in Figs. 1-3 and Table 1 is shown in Fig. 4. This example illustrates the concept of a simple bootstrap loader program loading a more complex loader program which in turn loads the program of interest. This is done within the framework of a very simple machine.

The next example demonstrates some simple aspects of the

R 1 H X.F.S.((1).((1).

EXAMP	LE 3 VUTA - ILLUSTRATION OF 171 INSTRUCTION			
STHAX#128 C:24,29 4:15:0:24	T MAIN MEMURY T MEMURY REFERENCE REGI	ISTERS		
P:24;U:1;V:1 K:5:F:7:M:2:N:15:1:15	† DATA PROCESSING REGIS † INSTRUCTION PROCESSI	STEKS NG MEGS		
4:6	T HERN PLIPFLOP, MESN SC T DATA LINE TO PERIPHEN T CHANACTEM RUFFERS	HALS		
J:6:K:6:L10 :6.3 :3	+ DEVICE STATES	4		
HESTT		OR HESNS		
F(R[1,1],Eu.1),4	TEMPORARY REGISTRE TO TEMPORARY REGISTRE TO THE THOU THE	JESTS HES		
A=P:D=C(A):A=D(U, D=C(A):Dl1#-0*Y,2	14]; Y=DIZZ,Z3); + FFICH HES,CONTRUL WORD,EXTRACT 3-6-Y)=W;C(A)=D; + STORE CHARACTER INTO MAIN MFF	F N E CH		
A=P:D=C(A):SLC 0, SLC 0,7:D=D-1:SRC	Z:D=0-1; 1 FETCH HES, CUNTAUL WUMD, UPDATE U,9:C(A)=0; 1 UPDATE COUNT AND STORE	E ADDRESS		
1F(0[15,21],Ev.U) 1F(0,E0,13),1:2(0	, ojeu; † PERIPHERAL 2			
1F(P, Eq. 13), 1:2(0 1F(P, Eq. 14), 1:0(1 1F(P, Eq. 15), 1:2(2 1F(R, NE, U), 1:XNE:	,23=U; + PERIPHERAL 3 H=0 + MANDLE FURTHER HESITATIONS,UI	NSET #.1.		
PERIP	HERAL DESCRIPTIONS			
13,1,3,60,80: 1F(V.Eq. 1F(w.Fo.au11001),	poiouno),2;w=f(0);GOTOEND; † PERIPHERAL1 - SEND T3;1F(E(0)[4;3],N=;3),7;1LLEGAL 2: † ILLEG IF DI ()=1;E(0)[4,5]=0;w=f(0); † - !NHITIATE READ [0,0],E0,1),2;n=1;R(0,0]=1; † [F STILL CHARS,CAI	EVICE OFF		
INITIATEREAD: 1 F (9 1 F (7 C. LE. #0) . 1: 60	107-01-126(1) 2(10-126(1)) 2(1-126(1)) 2	LL FOR HE .		
E(0)[4,4]=1;60TGF 1LLEGAL 1	HD; THEN MARK DPERABLE  FOR ANY OTHER VALUES	- ILLEGA		
1F(w.Eo.#011001),	15;     (e(1) (4,5),	EVICE OFF		
INITIATEREAD: 15 (4 15 (7C. LE. N.C.) , 1; 66	(1,1),EQ.1),Z;A=1;R(1,1)=1; † IF STILL CHARS,CAL TOB: † REPEAT AU TIMES	LL FOR HE		
ILLEGAL 1	# FUR ANY UTHEN VALUES # # FUR ANY UTHEN VALUES # # FUR ANY UTHEN VALUES # # FUR ANY UTHEN VALUES	- ILLEGA Q-STATUS		
IF(W.EO.#011001). 78=0:78=70+114(2.	15;   F. (2) [4,5]. NE. 3), 1;   LEGAL 2; †   LLEG   F DI 2)=1; F(2) [4,4]=0; u=#101; † * -   INITIATE READ	EVICE OFF		
16(70, LE. AC), 1; 60	### ### ##############################			
	F FOR ANY UTHER VALUES	- ILLEGA		
F(H.EQ.1),1;XHE;	T IF M.I.SET, PERFORM A	ESTTATION		
A=1;D=C(A);X=D[21,23]  F(N[1V,2U],Eq.1),4;1F	† IF M.I.SET, PERFORM M.  † FETCH INSTRUCTION, X  (0(17,18), NE. 0), 3; F=2=0(15, 20); N=: (0,14); † BAAI  10(12,13); *=0(0,11); † NON-EKANCH INSTRUCTION	NCH INSTR		
GGTO 18:F*D[14,70];H= IF(M.NE.U),3:A=H:D*C( I=I+1:IF(H.FQ.1),1;XHE	(A): N=++PLU, 141: T IF MUDIFIED, CALCULAT	E ADDRESS		
	CUCTION SET			
11000000; D=W+U;G=U;A=	*A;C(A)=D	71.		
11010010: P=N:A=X:D=C	(A);?A=-1;?A=7A+1;[F(D[7A,?A].EQ.P[7A,?A]).2; †	ERN :		
#U101010: A=X;D=C(A);I	F(D,NE,C)  1  1  1     1 8M2  F(M(10,11] EU,1)  1  1  1  1  1  1  1  1  1  1  1  1	INSTR		
PROGR		•		
C(13):#03000c1010000d0 C(17):#0011111001c000	0000011911:C(14):#0011000000000000000000000000000000000			
C(21):#G011111001000GC	\$670\$U11U1;((27);#0U110100130U000000000000 UU00U11010;C(24);#01010U1U0U0001U0000000 000UC110UU			
E(Q):#11000G	1090011000			(a)
<u> </u>				
• •				
• 10000 0000 1100	MONITOR PRINT 1			
	MONITON PAINT 1	******		
(t(0)	. 0vn3000vav00tu000u0avay vavo	•		
•		······································		
C(1)	. 000/3000000000000000000000000000000000	2		
C(1) C(2) C(3)	# 0003000000000000000000000000000000000			
C(1) C(2) C(3) C(4)	# 000000000000000000000000000000000000			
C(1) C(2) C(3) C(4) C(5)	# 000000000000000000000000000000000000	2		
C(1) C(2) C(3) C(4) C(5) C(6) C(7)	# 000000000000000000000000000000000000			
C(1) C(2) C(3) C(4) C(5)	# 0003000000000000000000000000000000000			
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8)	# 0003000000000000000000000000000000000			
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8) C(9) C(10) C(11)	# 000000000000000000000000000000000000			
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8) C(9) C(10) C(10) C(11) C(12)	# 000000000000000000000000000000000000			
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8) C(9) C(10) C(10) C(11) C(12)	# 0003000000000000000000000000000000000		27.	
(11) (12) (13) (14) (15) (16) (17) (16) (17) (17) (17) (17) (17) (17) (17) (17	# 000000000000000000000000000000000000		227	
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8) C(9) C(10) C(11) C(12) C(13)	# 0003000000000000000000000000000000000	5/2	227	. "ДЭ
C(1)  C(2)  C(3)  C(4)  C(5)  C(6)  C(7)  C(8)  C(9)  C(10)  C(11)  C(12)  C(13)  C(14)  C(15)	000000000000000000000000000000000000	5/2	1	
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(7) C(8) C(10) C(10) C(11) C(12) C(13) C(14) C(15) C(16)	# 0010000000000000000000000000000000000	5/2	27	13
C(1)  C(2)  C(4)  C(5)  C(6)  C(7)  C(8)  C(10)  C(10)  C(11)  C(12)  C(13)  C(14)  C(15)  C(16)  C(17)  C(18)  C(17)	# 0003000000000000000000000000000000000	5/2 LDN 171 ERN BNZ	1 1	13
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(8) C(9) C(10) C(11) C(12) C(13) C(14) C(15) C(16) C(17) C(18) C(19) C(20)	# 0001000000000000000000000000000000000	5/2 LDN 171 ERN BNZ LDN	1 1 1 1	13 #6 26 #3
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(10) C(10) C(10) C(11) C(12) C(13) C(14) C(15) C(16) C(17) C(18) C(19) C(19) C(19) C(19) C(10) C	# 0001000000000000000000000000000000000	5/2 LDN 171 ERN BNZ LDN	1 1 1 1 1 1	13 #6 26 #3
C(1)  C(2)  C(3)  C(4)  C(5)  C(6)  C(7)  C(8)  C(10)  C(10)  C(10)  C(12)  C(14)  C(15)  C(16)  C(17)  C(18)  C(18)  C(18)  C(18)  C(18)  C(18)  C(18)  C(18)  C(20)  C(21)  C(22)	# 0003000000000000000000000000000000000	LDN 171 ERN BNZ LDN 171 ERN	1 1 1 1 1	13 #60 26 #3 13 5
C(1) C(2) C(3) C(4) C(5) C(6) C(7) C(10) C(10) C(10) C(11) C(12) C(13) C(14) C(15) C(16) C(17) C(18) C(19) C(19) C(19) C(19) C(10) C	# 0001000000000000000000000000000000000	5/2 LDN 171 ERN BNZ LDN 171 ERN BNZ	1 1 1 1 1 1	13 #6 26 #3 13 5 26
C(1)  C(2)  C(3)  C(4)  C(5)  C(6)  C(7)  C(8)  C(10)  C(10)  C(10)  C(13)  C(14)  C(15)  C(14)  C(15)  C(16)  C(17)  C(18)  C(19)  C(19)  C(19)  C(10)	# 0003000000000000000000000000000000000	LDN 171 ERN BNZ LDN 171 ERN	1 1 1 1 1	13 #60 26 #3 13 5
C(1)  C(2)  C(3)  C(4)  C(3)  C(6)  C(7)  C(8)  C(9)  C(10)  C(11)  C(12)  C(13)  C(14)  C(15)  C(15)  C(16)  C(17)  C(18)  C(19)  C(20)  C(20)  C(21)  C(22)  C(22)  C(22)	0.001000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  C(2)  C(3)  C(4)  C(5)  C(6)  C(7)  C(8)  C(9)  C(10)  C(11)  C(12)  C(13)  C(14)  C(15)  C(16)  C(17)  C(18)  C(19)  C(19)  C(20)  C(21)  C(22)  C(23)  C(24)  C(25)	# 0003000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  C(2)  C(3)  C(4)  C(5)  C(6)  C(7)  C(10)  C(	0001000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1) C(2) C(4) C(4) C(4) C(5) C(6) C(7) C(6) C(10) C(1	# 0003000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	### OUT OF THE PROPERTY OF THE	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1) C(2) C(4) C(4) C(4) C(5) C(6) C(7) C(6) C(10) C(1	### OUT OF OUT OF OUT OF OUT OF OUT	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	### OUT OF THE PROPERTY OF THE	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	# 0001000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	# 0001000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	0.001000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ SLL BNZ	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	0001000000000000000000000000000000000	5/2 LDN 171 ERN 171 ERN 171 ERN SNZ LDN 171 ERN SNZ SLL	1 1 1 1 1 1 1 2	#60 26 #31 13 5 26 8
C(1)  C(2)  C(4)  C(5)  C(6)  C(7)  C(6)  C(7)  C(10)  C(1	# 0001000000000000000000000000000000000	5/2 LDN 171 ERN BNZ LDN 171 ERN BNZ SLL BNZ	1 1 1 1 1 1 1 2	13 #60 26 #31 13 5 26 8
C(1)  (C(2)  (C(3)  (C(4)  (C(3)  (C(6)  (C(7)  (C(8)  (C(1)  (C(	0.001000000000000000000000000000000000	5/2 LDN 171 ERN BNZ LDN 171 ERN BNZ SLL BNZ	1 1 1 1 1 1 1 2	13 #6 26 #3 13 5 26 8




Fig. 8 A simulation run demonstrating how the 171 instruction (an Executive mode instruction) is used first to test the state of a peripheral and then to initiate a peripheral transfer on an

ICL 1901A. This is a 24-bit word machine, which actually works on a half-word principle. Furthermore there are two different add instructions for adding from store into an accumulator:

ADXC (used for adding together the least significant halves of two double-length numbers) always leaves the most significant bit zeroised;


ADX (used for adding together the most significant halves of two double-length numbers, or for adding together two single-length numbers) retains the most significant bit, whether 0 or 1.

This results in three different types of overflow condition:

- (a) on adding the least significant 12 bits of any two 24-bit words (type 1)
- (b) on adding the most significant 12 bits of the least significant halves of two double-length numbers (type 4), and
- (c) on adding the most significant 12 bits of the most significant halves of two double-length numbers (type 3).

Besides the two add instructions, the 1901A also has two load instructions (LDX and LDXC), two store instructions (STO and STOC), etc. A simple model of this aspect of the 1901A and a program to illustrate it, are shown in Figs. 5 and 6. This model also demonstrates the idea of relative addressing, the implementation of branch type instructions (CALL and EXIT) and of different instruction formats for different types of instruction.

The final example illustrates how the simulator can be used to demonstrate certain hardware features of a machine as might be useful in a course on operating systems. The example



ICL 1901A. The handling of hesitations is also shown. The contents of registers are printed in binary and character form.

(Figs. 7 and 8) demonstrates the operation of the 171 instruction within Executive for an ICL 1901A computer. This instruction can be used either to test the status of a peripheral or to initiate a transfer on the peripheral. In this example, the program first to 60<sub>8</sub>, and then initiates a transfer. The reply is checked to see whether the command has been accepted by the peripheral, and the program (Executive) then continues, with hesitations (cycle-stealing) being handled at fixed points in the set-up/opexecute cycle. The incoming characters are stored in the correct locations and the count is updated on each hesitation (as seen in Monitor Print 8 to 10).

The example can be modified quite simply to illustrate the effect of two or more peripherals operating simultaneously. The streams of characters to and from different peripherals are handled by the simulator while the effects of crisis times can clearly be seen if the hesitation rates (h) in the P parameters are too small.

Other examples have been run on the simulator illustrating a host of other machine concepts; however, most of these examples are too large to print in a paper such as this.

After submitting this paper our attention was drawn to the similarity of our notation to that of ISP (Bell and Newell, 1971).

#### 6. Conclusion

This simulation program, written in FORTRAN and PLAN, allows one to simulate the functioning of a variety of actual or theoretical computers. It is useful in teaching basic concepts of machine architecture and in illustrating hardware design con-

cepts necessary to understand operating systems—for example, hesitations, interrupts, various addressing techniques (such as relative, indirect and two-component addressing—with page and word registers), storage protection techniques such as base-limit or protect key systems, privileged and unprivileged

modes, program status word, interrupt priorities, handling of multiple interrupts, stack machines, etc. In general, we have found it an extremely useful aid to teaching these aspects of computer science.

#### References

Bell, C. G., and Newell, A. (1971). Computer Structures Readings and Examples, McGraw-Hill. Lee, J. A. N. (1972). Computer Semantics, New York: Van Nostrand Reinhold Co.

# **Book reviews**

Computer Aided Control System Design, 1973; 244 pages. (IEE Conference Publication No. 96, £8·30)

This publication consists of a set of papers presented at an IEE Conference on Computer Control System Design, 2-4 April 1973, and represents the state of work in this field in the UK at that time. The papers can be split into roughly three sections: (i) identification and modelling, (ii) design, and (iii) simulation, which correspond to the three main activities of the design engineer. The number of papers which fall into each of these categories are, respectively, eight, nineteen and three.

The papers on identification and modelling include descriptions of three comprehensive packages of interactive programs for identification (Clarke, Shellswell and Young, Goodwin et al), the latter incorporating an optimal test signal design method. The remaining papers in this area are concerned with various techniques for the reduction of high order system models, a survey of the field being given by Towill. An interesting discussion of some practical modelling problems in relation to steel rolling mills is given by McClure.

Several papers describe comprehensive interactive design program packages and CAD techniques for: (i) linear single input, single output (siso) systems (Allen and Atkinson, Shearer et al, Webb, Woodward and Daly), (ii) nonlinear siso systems (Gray and Savvides), (iii) linear multivariable systems (Belletrutti, Fallside et al, MacFarlane, Mayne and Chuang, Munro and Ibrahim, Seraji, Young et al), and (iv) optimal control (Brown, Burt, Elkin and Daly, Healey and Jones, Mayne, Mobley and Paddison, Weislander). Clearly these areas could be further subdivided to display their specialisations. Two noticeable unifying features are the extensive use of interactive programming techniques, and the importance of graphical presentation of results, features which will undoubtedly form the basis of all control systems CAD programs in the future. Simulation methods in design are described by Harris and Miles, and Revett. A survey of continuous system simulation languages, with particular emphasis on their industrial usage, is given by

As a whole this set of papers describes, or makes reference to, most of the work done in CAD in this field in the 1970-73 period. There is a nice balance between papers which describe successfully implemented packages, and those concerned with future projects. Implicit in their descriptions are the essential features of CAD programs in this area: interactive, command driven, graphical. The only notice-

able shortcoming is the absence of any papers which describe real problems which have been approached and solved making use of CAD programs. This can be taken as an indication of the state of acceptance of these design tools by industry, a situation which one would hope will be improved in the future. Another important problems implicit in many papers is a deep appreciation of the numerical problems implicit in many of the proposed algorithms, especially in relation to implementation on machines with short word length.

Human Congenital Malformations, the Design of a Computer-aided Study by E. Gal and I. Gal. 1975; 194 pages. (The Butterworth Group, £7)

This is an excellent book in almost all respects except its unfortunate title, in which the emphasis is quite misleading. The object is to explain how to design and carry out computer-aided studies and surveys. Since the authors took part in one such study on human congenital malformations, it is used partly as an example to illustrate the points: but other examples are used too.

The central theme is how to make sure that data obtained for future analysis, is useful, relevant and above all completely reliable. Thus the forms or questionnaires on which the information is  $\frac{O}{D}$ recorded should be both as acceptable as possible to the specialist in the field and easy for the card-punch operator to use. It is essential to have advice from experts to know what information is useful and relevant. It is equally important to have the questions vetted by laymen and others to make sure that they are easy to understand,  $\hat{\phi}$ unambiguous, and likely to result in truthful answers. Methods of  $\omega$ checking the accuracy of the information in various stages (when it is obtained and recorded, when it is punched, and when it is processed) are outlined. The emphasis is on seemingly simple and commonsense precautions which can be easily and disastrously overlooked. For technical details, such as programming or statistical methods, the advice is to consult professional programmers and o statisticians.

Anyone but the most seasoned expert considering a survey type of investigation in any field (medical, psychological, social) would be well-advised to read this book first.

A. B. SMITH (London)