# Adding Flexibility to Hybrid Number Systems* 

F. BARSI ${ }^{1}$ AND M. C. PINOTTI ${ }^{2}$<br>${ }^{1}$ Dipartimento di Matematica, Universitá di Perugia, Italy<br>${ }^{2}$ Istituto di Elaborazione dell' Informazione del CNR, Pisa, Italy


#### Abstract

Hybrid number systems (HNSs) represent a natural generalisation of weighted and residue number systems. In HNSs, an integer is represented by using both weighted and residue notations; their mathematical properties, which have been investigated in depth, are strongly dependent on the ratio of the residue to the weighted range of the representation. It is apparent that varying the residue-to-weighted-range ratio should enable us to optimise the mathematical performances of these systems.


This paper shows that adding flexibility to hybrid systems is very simple. A general procedure is proposed whose complexity is the same as the well-known mixed radix converting algorithm. A VLSI architecture is presented and its area-time performances are evaluated.

Received October 1989, revised December 1991

## 1. INTRODUCTION

There are two basic approaches facing problems concerning fast numerical information processing. The first consists in devising methods which enhance time performances of binary, weighted mathematics; the second approach involves the application of different number systems such as residue systems.

When applied in computer mathematics, both weighted number systems (WNSs) and residue number systems (RNSs) exhibit several drawbacks. In fact, WNSs are very time consuming, owing to the mutual dependence of their digits in computations involving addition and multiplication. On the other hand, RNSs, which allow fast addition and multiplication, require lengthy and heavy procedures whenever the knowledge of the number magnitude is necessary to carry out operations such as comparison, sign detection or division. ${ }^{12}$

Since the early 1960s, ${ }^{\text {10,11.9.5 }}$ some different number systems have been proposed in attempts to retain the modular properties of RNSs without completely losing the explicit knowledge of number magnitude of WNSs. More recently, ${ }^{1,3,6}$ starting from the premise that WNSs and RNSs can be considered opposite solutions to the problem of representing numbers, a more general definition of number systems, namely, hybrid number systems (HNSs), has been proposed. This includes RNSs and WNSs as particular cases. These systems represent integers by means of two separate parts (a residue and a weighted part) which may be operated in parallel. Their mathematical properties have been investigated ${ }^{3}$ and have been found to be strongly dependent on the ratio of the residue range to the weighted range of the representation.

There are no serious difficulties in moving, according to particular applications, the residue-to-weighted-range ratio in HNSs. This additional flexibility, or, equivalently, the ability to perform a generalised number system conversion, may prove very useful in optimising time performances.

For the sake of completeness, the HNSs definition will

[^0]be recalled in Section 2. Section 3 will analyse the problem of the generalised conversion and a unified procedure will be presented for expanding either the residue or the weighted part in a HNS notation. Finally, according to VLSI theory assumptions, Section 4 will propose and evaluate the logical design of a structure implementing both expansions.

## 2. HYBRID NUMBER SYSTEMS

In general, a number system can be defined as:
(i) choosing an ordered set of positive integers $\left\{m_{1}\right.$, $\left.m_{2}, \ldots, m_{n}\right\}$, which are referred to as the radices of the system;
(ii) specifying a law relating any integer $X$ to a set of digits $\left\{x_{1}, x_{2}, \ldots, x_{n}\right\}$, where, in general, $0 \leqslant x_{i}<m_{i}$. In addition, a one-to-one correspondence is to be guaranteed between integers belonging to a given interval and the corresponding representations.

Any known number system, which enables integers to be represented by finite sequences of symbols, is based upon the following identity, holding for an arbitrary $X$ and an arbitrary positive integer $\mu$ :

$$
\begin{equation*}
\left.X=|X|_{\mu}+\mu \mid X / \mu\right] . \tag{1}
\end{equation*}
$$

The number system which will be considered here ${ }^{3}$ assumes that, for a given $\mu,|X|_{\mu}$ and $[X / \mu]$ are given different representations. More specifically, it is supposed that $|X|_{\mu}$ is represented in a residue system of pairwise prime moduli (the radices of the residue system) $\left\{m_{1}, m_{2}\right.$, $\left.\ldots, m_{t}\right\}$ and $[X / \mu]$ is represented in a weighted system of radices $\left\{m_{t+1}, m_{t+2}, \ldots, m_{n}\right\}$. It is essential to realise that WNSs and RNSs become special cases of HNSs, with $t=0$ and $t=n$, respectively.

HNSs exhibit features which are intermediate between that of residue and weighted systems, ${ }^{3}$ namely:

- the ability, as in residue systems, of performing fast and partially carry-free addition and multiplication;
- the possibility, as in weighted systems, of performing easy magnitude comparison, sign and overflow detection and division.


## ADDING FLEXIBILITY TO HYBRID NUMBER SYSTEMS

Therefore, hybrid systems may represent a satisfactory trade-off allowing faster computation time compared with conventional number systems. ${ }^{1,6}$ More specifically, addition and multiplication become faster by reducing the weighted part; further, operations such as sign detection, magnitude comparison or division are essentially based upon the weighted part of the representation. A very attractive goal should be the ability of moving (i.e. of making flexible) the representation without additional time costs. Of course, this is impossible; however, in this paper, it will be shown that adding flexibility to HNSs is very simple and the procedure which is required is very similar to a mixed radix conversion. ${ }^{12}$

## 3. ADDING FLEXIBILITY TO HYBRID NUMBER SYSTEMS

Let $\quad\left\{m_{1}, m_{2}, \ldots, m_{t}, m_{t+1}, m_{t+2}, \ldots, m_{n}\right\}$
be the radices of a HNS. Without any substantial loss of generality, it will be assumed that radices are pairwise prime integers and are ordered increasingly, i.e. $m_{i}<m_{j}$ for $1 \leqslant i<j \leqslant n$. Moreover, recalling Identity (1)

$$
\mu=\prod_{i=1}^{t} m_{i} \quad \text { and } \quad P=\prod_{i=t+1}^{n} m_{i}
$$

will indicate the residue and the weighted ranges, respectively.

Any integer $X$ will be given the representation:

$$
X \equiv\left\{R_{X}, W_{X}\right\}=\left\{x_{1}, x_{2}, \ldots, x_{t}, x_{t+1}, x_{t+2}, \ldots, x_{n}\right\}
$$

where $R_{X}=|X|_{\mu} \equiv\left(x_{1}, x_{2}, \ldots, x_{t}\right\}$ is represented in the RNS of moduli $\left\{m_{1}, m_{2}, \ldots, m_{t}\right\}$ and $W_{X}=[X / \mu] \equiv\left\{x_{t+1}\right.$, $\left.x_{t+2}, \ldots, x_{n}\right\}$ is expressed in the WNS of radices $\left\{m_{t+1}\right.$, $\left.m_{t+2}, \ldots, m_{n}\right\}$.

Substituting in equation (1), obtains

$$
\begin{equation*}
X=R_{X}+\mu W_{X} \tag{2}
\end{equation*}
$$

### 3.1 Expanding the weighted part of the representation

Let $\left\{m_{1}, m_{2}, \ldots, m_{t}\right\}$ be the set of moduli of the residue part of the representation and suppose we wish to convert moduli $m_{t-s+1}, m_{t-s+2}, \ldots, m_{t-1}, m_{t}, s \leqslant t$, as additional radices of the weighted part. The residue and weighted ranges will become, respectively:
$\mu^{*}=\prod_{i=1}^{t-8} m_{i}=\frac{\mu}{m_{R}} \quad P^{*}=\prod_{i-t-s+1}^{n} m_{i}=P m_{R}$

$$
\text { with } m_{R}=\prod_{i t t-s+1}^{t} m_{i} \text {. }
$$

As a consequence, equation (1) will take the form

$$
X=|X|_{\mu}^{*}+\mu^{*}\left[X / \mu^{*}\right\}
$$

and the number $X$ will be given the representation:

$$
X \equiv\left\{R_{X}^{*}, W_{x}^{*}\right\}=\left\{x_{1}^{*}, x_{2}^{*}, \ldots, x_{t}^{*}, x_{t+1}^{*}, x_{t+2}^{*}, \ldots, x_{n}^{*}\right\}
$$

From equation ( $1^{\prime}$ ):

$$
\begin{gather*}
X=R_{X}^{*}+\frac{\mu}{m_{R}} W_{X}^{*} \\
W_{X}^{*}=\left[\frac{X}{\mu / m_{R}}\right], \quad R_{X}^{*}=|X|_{\mu / n_{R}} \tag{3}
\end{gather*}
$$

The expansion is easily obtained supposing that the overall residue part $R_{X}$ of the representation is to be converted in the associate mixed radix number system. In fact:

$$
\begin{aligned}
R_{X}= & a_{1}+a_{2} m_{1}+a_{3} m_{1} m_{2}+\ldots+a_{t-s} \prod_{i-1}^{t-s-1} m_{i}+a_{t-s+1} \frac{\mu}{m_{R}} \\
& +a_{t-s+2} \frac{\mu}{m_{R}} m_{t-s+1}+a_{t-s+3} \frac{\mu}{m_{R}} m_{t-s+1} m_{t-s+2} \\
& +\ldots+a_{t} \frac{\mu}{m_{R}} \prod_{i-1}^{s-1} m_{t-s+i}
\end{aligned}
$$

and, from equation (2):

$$
\begin{aligned}
X= & a_{1}+a_{2} m_{1}+a_{3} m_{1} m_{2}+\ldots+a_{t-s} \prod_{i-1}^{t-s-1} m_{i}+a_{t-s+1} \frac{\mu}{m_{R}} \\
& +a_{t-s+2} \frac{\mu}{m_{R}} m_{t-s+1}+a_{t-s+3} \frac{\mu}{m_{R}} m_{t-s+1} m_{t-s+2} \\
& +\ldots+a_{t} \frac{\mu}{m_{R}} \prod_{i-1}^{s-1} m_{t-s+i}+\mu W_{X}
\end{aligned}
$$

Comparing with (3), it follows:

$$
\begin{aligned}
W_{X}^{*}=a_{t-s+1}+a_{t-s+2} m_{t-s+1}+ & a_{t-s+3} m_{t-s+1} m_{t-s+2} \\
& +\ldots+a_{t} \prod_{i+1}^{s-1} m_{t-s+i}+m_{R} W_{X}
\end{aligned}
$$

In conclusion:

$$
\left.\begin{array}{l}
x_{i}^{*}=x_{i} \text { for } i=1, \ldots, t-s  \tag{5'}\\
x_{i}^{*}=a_{i} \text { for } t-s+1, \ldots, t \\
x_{i}^{*}=x_{i} \text { for } i=t+1, \ldots, n
\end{array}\right\}
$$

## Example 1

In the HNS of radices $m_{1}=5, m_{2}=7, m_{3}=m_{t}=8$, $m_{4}=m_{t+1}=9, m_{5}=11, m_{6}=m_{n}=13$, consider integer $X=\{1,0,6,3,2,1)=33726$ and suppose we wish to extend the weighted part of the representation to include moduli $m_{2}=7$ and $m_{3}=8$. To derive the new representation, the residue part is converted in the associate mixed radix system to find weighted digits $x_{2}^{*}$ (of weight $m_{1}$ ) and $x_{3}^{*}$ (of weight $m_{1} \cdot m_{2}$ ). It is found:

$$
\begin{aligned}
& \left\lfloor\frac{R_{X}}{5}\right\rfloor-\left\lfloor\left[\frac{R_{X}}{5} \|_{7} \quad \begin{array}{lll}
4 & 1 & a_{2}=x_{2}^{*}=4
\end{array}\right.\right. \\
& x\left|\frac{1}{7}\right| \begin{array}{l}
\frac{5}{7} \\
\cdots
\end{array} a_{3}=x_{3}^{*}=3
\end{aligned}
$$

and the representation in the new HNS is: $\{1,4,3,3,2,1\}$. In fact:

$$
\begin{aligned}
& x_{1}^{*}+5 x\{4,3,3,2,1\}=1 \\
& +5\{4+3.7+3.7 .8+2.7 .8 .9+1.7 .8 .9 .11\}=33726 .
\end{aligned}
$$

### 3.2 Expanding the residue part of the representation

In the hybrid system of radices $\left\{m_{1}, m_{2}, \ldots, m_{t}, m_{t+1}, \ldots\right.$, $\left.m_{n}\right\}$ where $\left\{m_{1}, m_{2}, \ldots, m_{t}\right\}$ are the moduli of the residue part, suppose that radices $m_{t+1}, \ldots, m_{t+s}, s \leqslant n-t$, are to be considered as additional moduli. The residue and weighted ranges will become, respectively:

$$
\mu^{* *}=\mu m_{W} \quad \text { and } \quad P^{* *}=\frac{P}{m_{W}} \quad \text { where } \quad m_{W}=\prod_{i=1}^{s} m_{t+i}
$$

and equation (1) will take the form:

$$
X=|X|_{\mu}^{* *}+\mu^{* *}\left\lfloor\frac{X}{\mu^{* *}}\right\rfloor
$$

The new number system, as re-defined by preceding assumptions, will represent integer $X$ as:

$$
X \equiv\left\{R_{X}^{* *}, I_{x}^{* *}\right\}=\left\{x_{1}^{* *}, x_{2}^{* *}, \ldots, x_{t}^{* *}, x_{t+1}^{* *}, \ldots, x_{t+s}^{* *}, \ldots, x_{n}^{* *}\right\}
$$

where

$$
X=R_{X}^{* *}+\mu m_{W} W_{X}^{* *}
$$

and

$$
W_{X}^{* *}=\left\lfloor\frac{X}{\mu m_{W}}\right\rfloor \quad R_{X}^{* *}=|X|_{\mu m_{w}}
$$

From equation ( $3^{\prime}$ ), it is shown that the new weighted part is expressed by the most significant $(n-t-s)$ digits of the original representation:

$$
\left\{x_{t+k+1}^{* *}, x_{t+8+2}^{* *}, \ldots, x_{n}^{* *}\right\}=\left\{x_{t+8+1}, x_{t+8+2}, \ldots, x_{n}\right\} .
$$

Moreover, from equations (2) and (2"):

$$
R_{X}+\mu W_{X}=R_{X}^{* *}+\mu m_{W} W_{X}^{* *}
$$

which is equivalent to:

$$
\begin{aligned}
R_{X}^{* *}=R_{X}+\mu W_{X}-\mu m_{W} W_{X}^{* *}=R_{X}+\mu\left\lfloor\frac{X}{\mu}\right\rfloor \\
-\mu m_{w}\left\lfloor\frac{X}{\mu m_{W}}\right\rfloor=R_{X}+\mu\left\lfloor\left.\left\lfloor\frac{X}{\mu}\right\rfloor\right|_{m_{w}},\right.
\end{aligned}
$$

or, in other terms:

$$
|X|_{\mu m_{W}}=|X|_{\mu}+\mu\left|\left\lfloor\frac{X}{\mu}\right\rfloor\right|_{m_{w}}
$$

Computing $R_{X}^{* *}$ from equation (4') requires a base extension of $R_{X}$ from the range $\mu$ to the new residue range $\mu m_{w}$. In addition, the residue representation of $\mu \| X / \mu\}\left.\right|_{m_{W}}$ in the range $\mu m_{W}$ is required; as the last term is a multiple of $\mu$, it is sufficient to compute residue digits $\bmod m_{t+1}, \ldots, m_{t+s}$, i.e. recalling that

$$
\left.\left\lfloor\frac{X}{\mu}\right\rfloor\right|_{m_{w}}=x_{t+1}+x_{t+2} m_{t+1}+\ldots+x_{t+\delta} \prod_{i=1}^{\delta-1} m_{t+i}
$$

it follows that $\mu|[X / \mu]|_{m_{w}}$ is represented as

$$
\begin{array}{ll}
x_{t+1} \mu & \bmod m_{t+1} \\
x_{t+1} \mu+x_{t+2} \mu m_{t+1} & \bmod m_{t+2} \\
x_{t+1} \mu+x_{t+2} \mu m_{t+1}+x_{t+3} \mu m_{t+1} m_{t+2} & \bmod m_{t+3} .
\end{array}
$$

Again, the expanding procedure is equivalent to a mixed radix conversion in a residue system with $t+s$ moduli. To prove this, suppose that the procedure of expanding the residue representation is performed step by step, i.e. suppose first that radix $m_{t+1}$ is to be assumed
as an additional modulus of the residue part. To this purpose, residue digits $\left\{x_{1}, x_{2}, \ldots, x_{t}\right\}$ are to be extended to $m_{t+1}$ and, after $t$ standard base extension steps, it will be obtained, $\bmod m_{t+1}$ :

$$
k_{t+1}^{(t)}
$$

and, recalling that: ${ }^{12}$

$$
\left|R_{X}\right|_{m_{t+1}}=\left|-\mu k_{t+1}^{(t)}\right|_{m_{t+1}}
$$

the extended digit, $\bmod m_{t+1}$, will become, from equation (4'):

$$
x_{t+1}^{* *}=-\mu k_{t+1}^{(t)}+x_{t+1} \mu \quad \bmod m_{t+1}
$$

Before iterating the above procedure, assume that the first $t$ standard base extension steps have been concurrently performed $\bmod m_{t+1}, \ldots, m_{t+s}$, thus obtaining:

$$
\begin{equation*}
k_{t+1}^{(t)}, k_{t+2}^{(t)}, k_{t+3}^{(t)}, \ldots, k_{t+\xi^{(t)}}^{(t)} \tag{6}
\end{equation*}
$$

Now, suppose that radix $m_{t+2}$ is to be converted as a residue modulus. Again, a base extension is necessary starting from residue digits $\left\{x_{1}, x_{2}, \ldots, x_{t}, x_{t+1}^{* *}\right\}$ and, after $t$ steps, the following terms are obtained modulo $m_{t+1}$, $\ldots, m_{t+s}$ :

$$
\frac{1}{\mu}\left(-\mu k_{t+1}^{(t)}+x_{t+1} \mu\right)+k_{t+1}^{(t)}=x_{t+1}, \quad k_{t+2}^{(t)}, k_{t+3}^{(t)}, \ldots, k_{t+8}^{(t)}
$$

Next, the $(t+1)$ th step will give, modulo $m_{t+2}$ :

$$
k_{t+2}^{(t+1)}=\frac{k_{t+2}^{(t)}-x_{t+1}}{m_{t+1}}
$$

and, in general, modulo $m_{t+i}$ :

$$
\begin{equation*}
k_{t+i}^{(t+1)}=\frac{k_{t++}^{(t)}-x_{t+1}}{m_{t+1}} \quad i=2,3, \ldots, s \tag{7}
\end{equation*}
$$

The $(t+2)$ th residue digit will be easily found observing that equation (4') holds in the form:

$$
|X|_{\left(\mu m_{t+1}\right) m_{W} / m_{t+1}}=|X|_{\left(\mu m_{t+1}\right)}+\mu m_{t+1}| | \frac{X}{\mu m_{\iota+1}}| |_{m_{W} / m_{t+1}}
$$

and

$$
\left|\left[\frac{X}{\mu m_{t+1}}\right]\right|_{m_{w^{\prime}} m_{t+1}}=x_{t+2}+x_{t+3} m_{t+2}+\ldots+x_{t+8} \prod_{i=2}^{8-1} m_{t+i}
$$

with
$\mu m_{t+1}| | \frac{X}{\mu m_{t+1}} \|\left.\right|_{m_{w^{\prime} / m_{t+1}}} \equiv \mu m_{t+1} x_{t+2} \quad \bmod m_{t+2}$,
$\mu m_{t+1}| | \frac{X}{\mu m_{t+1}} \|\left.\right|_{m_{w} / m_{t+1}} \equiv \mu m_{t+1} x_{t+2}+\mu m_{t+1} m_{t+2} x_{t+3}$ $\bmod m_{t+3}$

As a conclusion:

$$
\begin{array}{r}
x_{t+2}^{* *}=-\mu m_{t+1} k_{t+2}^{(t+1)}+\mu m_{t+1} x_{t+2} \\
=x_{t+1} \mu+x_{t+2} \mu m_{t+1}-\mu k_{t+2}^{(t)} .
\end{array}
$$

Similarly, to find $x_{t+3}^{* *}$, it will be obtained, after $(t+1)$ steps:

$$
\begin{align*}
& \frac{1}{\mu m_{t+1}}\left(-\mu m_{t+1} k_{t+2}^{(t+1)}+\mu m_{t+1} x_{t+2}\right) \\
&+k_{t+2}^{(t+1)}=x_{t+2}, k_{t+3}^{(t+1)}, \ldots, k_{t+s}^{(t+1)}
\end{align*}
$$

and, next, the $(t+2)$ th step will produce, $\bmod m_{t+i}$ :

$$
k_{t+i}^{(t+2)}=\frac{k_{t+i}^{(t+1)}-x_{t+2}}{m_{t+2}} \quad i=3, \ldots, s
$$

and

$$
\begin{aligned}
x_{t+3}^{* *} & =-\mu m_{t+1} m_{t+2} k_{t+3}^{(t+2)}+\mu m_{t+1} m_{t+2} x_{t+3} \\
& =\mu x_{t+1}+\mu m_{t+1} x_{t+2}+\mu m_{t+1} m_{t+2} x_{t+3}-\mu k_{t+3}^{(t)} .
\end{aligned}
$$

In general, it can be concluded:
where

$$
x_{t+i}^{* *}=\mu \prod_{u=1}^{\mathfrak{t}-1} m_{t+u}\left(x_{t+i}-k_{t+i}^{(t+i-1)}\right) \bmod m_{t+i}
$$

$$
\prod_{u=1}^{i-1} m_{t+u}=1 \quad \text { for } \quad i=1
$$

and

$$
\begin{align*}
& k_{t+i}^{(t+j)}=\frac{k_{t+i}^{(t+j-1)}-x_{t+j}}{m_{t+j}} \bmod m_{t+i} \\
& \\
& \quad j=1, \ldots, s-1 \quad i=j+1, \ldots, s .
\end{align*}
$$

Above relations show that obtaining residue digits $x_{t+i}^{* *}$, $i=1, \ldots, s$ corresponds to performing a mixed radix conversion where, after the $t$ th step, the values which are to be subtracted to $k_{t+i}^{(t+j-1)}$ are the weighted digits $x_{t+j}$ of the original representation. This enables the same structure to be employed for both residue and weighted part expansions.

## Example 2

In the same HNS of Example 1, consider $X=\{1,0,6,3$, $2,1\}=33726$ and assume that radices $m_{t+1}=m_{4}=9$, $m_{t+2}=m_{5}=11$ are to be used as additional moduli of the residue part. This assumption defines a new HNS where the residue part has moduli $\left\{m_{1}, m_{2}, m_{3}, m_{4}, m_{5}\right\}$ whereas the weighted part has the single radix $m_{6}$. From equation ( $3^{\prime}$ ), it follows:

$$
\begin{aligned}
& |X|_{m_{1}}=x_{1}^{* *}=x_{1}=1,|X|_{m_{2}}=x_{2}^{* *}=x_{2}=0 . \\
& |X|_{m_{3}}=x_{3}^{* *}=x_{3}=6, W_{X}^{* *}=x_{6}^{* *}=x_{6}=1 .
\end{aligned}
$$

To obtain the remaining digits of $R_{X}^{* *},|X|_{\mu}$ is extended to the new residue range $\mu m_{w}$.


The procedure goes on by considering the original weighted digit $x_{4}=3$.

| $-x_{4}$ | 3 |
| :---: | :---: |
| ${{9} \mid} }$ | 7 |
|  | 5 |
|  | $k_{5}^{(4)}=2$ |

and, according to equation ( $5^{\prime \prime}$ ), it obtains:

$$
\begin{array}{ll}
x_{4}^{* *}=x_{t+1}^{* *}=\mu\left(x_{4}-0\right)=3 & \bmod 9 \\
x_{5}^{* *}=x_{t+2}^{* *}=\mu m_{t+1}\left(x_{5}-2\right)=0 & \bmod 11
\end{array}
$$

and the representation of $X$ in the new hybrid system becomes: $\{1,0,6,3,0,1\}$. In fact:

$$
\begin{aligned}
\{1,0,6,3,0,1\} & =\{1,0,6,3,0\} \\
& +1 .(5.7 .8 .9 .11)=6006+27720=33726 .
\end{aligned}
$$

In conclusion, it is worth noting for both Cases 3.1 and 3.2 that the only digits which are altered when expanding an HNS representation are those corresponding to the radices of the system which change their original meaning.

## 4. THE PROPOSED ARCHITECTURE

In the previous sections, it has been shown that the expansion of the weighted and the residue part of a HNS representation can be carried out by means of two procedures which essentially perform the same sequence of operations of a mixed radix conversion. Namely, given a HNS of radices $\left\{m_{1}, \ldots, m_{t}, m_{t+1}, \ldots, m_{n}\right\}$, the weighted expansion executes ( $t-1$ ) adding-multiplying steps starting from residue digits $x_{1}, \ldots, x_{t}$ whereas expanding the residue part requires a 0 -input in the weighted digits to be converted and terminates after $(t+s)$ steps, where $s$ is the number of residue digits to be added. As a consequence, a single device is able to carry out both extension processes and is very similar to a mixed radix converter. ${ }^{6}$

The proposed architecture (see Fig. 1) consists of ( $n-1$ ) processing units connected through a bus $L$. Two $n$-bit registers $S$ and $S^{\prime \prime}$ store the current and the expected state of the number system; the actual expansion is derived from $S$ and $S^{\prime}$. More precisely, the $i$ th bit $b_{S}(i)\left(b_{S^{\prime}}(i)\right)$ of $S\left(S^{\prime}\right)$ is set to ' 1 ' if the $i$ th radix is a residue modulus and ' 0 ' otherwise. A digit has to be converted if its current and expected states are different. Thus, the $i$ th radix moves from the weighted to the residue part if $\bar{b}_{S}(i) \wedge b_{S}(i)=1$ and from the residue to the weighted part if $b_{S}(i) \wedge \bar{b}_{S^{\prime}}(i)=1$.

Unit $U_{1}(2 \leqslant i \leqslant n)$, corresponding to the $i$ th radix, calculates $\bmod m_{i}$ sums and products of two operands and has two associated combinational blocks $I_{i}$ and $T_{i}$ and a local ROM storing $i$ constant values. The first $(i-1)$ cells contain the $\bmod m_{i}$ multiplicative inverses of the moduli associated with units $U_{1}, \ldots, U_{t-1}$ whereas the $i$ th cell stores the mod $m_{i}$ product of moduli $m_{1}, \ldots, m_{i-1}$. Note that the first digit coincides for both representations and cannot be altered in extension processes. ${ }^{12}$ Thus $U_{1}$ reduces to a register RESULT $_{1}$ and to a gate GATE ${ }_{1}$ sending $x_{1}$ to $L$.

Let us indicate with $h_{i}^{(\omega)}$ and $k_{i}^{(w)}$ the input from $I_{i}$ and the output of unit $U_{i}$ at the $w$ th step, respectively.


Figure 1.

Depending on $b_{s}(i)$ and on the $w$ th step of the procedure, $I_{i}$ selects:

$$
\begin{array}{lll}
h_{i}^{(1)}=x_{i} & \text { if } b_{S}(i)=1 & \text { and } w=1 \\
h_{i}^{(1)}=0 & \text { if } b_{S}(i)=0 & \text { and } w=1 \\
h_{i}^{(w)}=k_{i}^{(w-1)} & \text { if } w \geqslant 2 &
\end{array}
$$

and $U_{i}$ calculates the value $k_{i}^{(w)}=\left(h_{i}^{(w)}-t_{i}^{(w)}\right)\left(1 / m_{w}\right)$ $\bmod m_{i}$. The other operand $t_{i}^{(w)}$ is received from $L$, which carries the output of block $T_{w}$. In general, a block $T_{j}$ send to $L$, at the $j$ th cycle, the value $k_{j}^{(j-1)}$ if $b_{s}(j)=1$ or $x_{j}$ if $b_{S}(j)=0$.

Whenever the $i$ th digit is moving from one to another representation, it is seen, from ( $5^{\prime}$ ) and ( $5^{\prime \prime}$ ), that unit $U_{i}$ outputs the correct result after ( $i-1$ ) steps if weighted part is to be extended and after $i$ steps in the other case. However, the proposed architecture assumes that $U_{i}$ can perform the overall procedure provided that the proper output is stored in RESULT ${ }_{i}$ according to the following condition:

$$
\begin{aligned}
& \operatorname{stop}(i)=\left((w=1) \wedge \bar{b}_{S^{\prime}}(i) \wedge b_{S^{\prime}}(i) \vee\right.(w= \\
&\left.(1-1)) \wedge b_{S^{\prime}}(i) \wedge \bar{b}_{S^{\prime}}(i)\right) .
\end{aligned}
$$

Assuming that RESULT Registers are initially loaded $^{\text {r }}$ with the original representation $\left\{x_{1}, x_{2}, \ldots, x_{t}, x_{t+1}\right.$, $\left.x_{t+2}, \ldots, x_{n}\right\}$, the above condition guarantees that only the digits to be converted are altered. In fact, whenever a digit $x_{i}$ is to be unchanged, $b_{s}(i)=b_{s^{\prime}}(i)$ and stop (i) $=0$ for any $w$.

### 4.1 VLSI complexity figures

Evaluating the VLSI complexity of the proposed structure is rather simple. In fact, the overall architecture consists of a single row of processing units performing modular additions and multiplications.

Binary and $\bmod m$ adders and multipliers have been extensively traited by several authors. ${ }^{2,4,7,8}$ For the sake of simplicity, let us recall the major results which have been obtained for adders and multipliers in terms of upper bounds. All the proposed layouts are based upon a pipelined computation scheme, where operands are sliced into a number of strings of equal length.

Referring to adders, it has been shown ${ }^{7}$ that binary addition can be performed by means of structures exhibiting the following area and time complexities:

$$
A_{B}=O\left(\frac{b}{T} \times \log \frac{b}{T}\right) \quad T_{B}=O\left(T+\log \frac{b}{T}\right)
$$

where $b$ is the total number of bits of the operands and $T$ represents the number of strings into which the operands are divided.

Similarly, for binary multipliers, ${ }^{8}$ it has been shown that:

$$
A_{B}^{*}=O\left(\frac{b}{T} \times \frac{b}{T}\right) \quad T_{B}^{*}=O\left(T+\log \frac{b}{T}\right)
$$

The same results are obtained when mod $m$ adders and multipliers are considered, i.e. whenever non-binary, weighted or residue mathematics is to be performed. ${ }^{2,4}$

Referring to adders, and denoting by $\log m$ the bit length of a digit, it has been shown that ${ }^{4}$

$$
\begin{align*}
& A_{M}=O\left(\frac{\log m}{T} \times\left(\log \frac{\log m}{T}+T\right)\right) \\
& T_{M}=O\left(T+\log \frac{\log m}{T}\right) \tag{8}
\end{align*}
$$

whereas, for multipliers ${ }^{2.4}$
$A_{M}^{*}=O\left(\frac{\log m}{T} \times\left(\frac{\log m}{T}+T\right)\right) \quad T_{M}^{*}=O\left(T+\log \frac{\log m}{T}\right)$.


Figure 2.

From equations (8) and (9) and referring to Fig. 2, it is possible to derive the area occupancy of the $i$ th unit $U_{i}$ :

$$
\begin{equation*}
A_{U_{i}}=O\left(\frac{\log m}{T} \times\left(\frac{\log m}{T}+i T\right)\right) \tag{10}
\end{equation*}
$$

## REFERENCES

1. G. Alia, F. Barsi and E. Martinelli, Addition and overflow handling in a class of redundant RNS with magnitude index. IEI Internal Report B4-33, Pisa, Italy (December 1987).
2. G. Alia and E. Martinelli, The VLSI residue multiplication and its implication in the direct and reverse positional-toresidue conversion. IEI Internal Report B4-70, Pisa, Italy (December 1986).
3. F. Barsi, Arithmetic properties of a class of Hybrid number systems. IEI Internal Report B4-01, Pisa, Italy (February 1989).
4. F. Barsi, Mod $m$ arithmetic in binary systems. Information Processing Letters 40, 303-309 (1991).
5. F. Barsi and P. Maestrini, Arithmetic codes in residue number systems with magnitude index. IEEE Trans. Comput. C-27, 1185-1188 (1978).
6. F. Barsi and E. Martinelli, A VLSI architecture for RNS with MI adders. Integration, the VLSI journal 11 (1), 67-83 (1991).
and the time which is required to perform a single mixed radix converting step:

$$
\begin{equation*}
T_{U_{\mathrm{t}}}=O\left(T+\log \frac{\log m}{T}\right) \tag{11}
\end{equation*}
$$

To conclude, the overall structure of Fig. 1 exhibits area

$$
\begin{equation*}
A=O\left(n \frac{\log m}{T} \times\left(\frac{\log m}{T}+n T\right)\right) \tag{12}
\end{equation*}
$$

and has the following time requirements:

$$
\begin{equation*}
T=O\left(j \times\left(T+\log \frac{\log m}{T}\right)\right) \tag{13}
\end{equation*}
$$

where

$$
j=t \quad \text { if the weighted part is to be extended }
$$

and

$$
j=t+s \quad \text { in the other case. }
$$

7. R. P. Brent and H. T. Kung, A regular layout for parallel adders. IEEE Trans. Comput. C-31 (2), 260-264 (1982).
8. K. Mehlhorn and F. P. Preparata, Area-time optimal VLSI integer multiplier with minimum computation time. Inform. Contr. 58, 137-156 (1983).
9. T. R. N. Rao and A. K. Trehan, Binary logic for residue arithmetic using magnitude index. IEEE Trans. Comput. C-19, 752-757 (1970).
10. A. Sasaki, Addition and subtraction in the residue number system. IEEE Trans. Electronic Computers EC-16, 157-164 (1967).
11. A. Sasaki, The basis for implementation of additive operations in residue number system. IEEE Trans. Comput. C-17, 1066-1073 (1968).
12. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and its Applications to Computer Technology. McGraw-Hill, New York (1967).

## Announcement

## 18-19 June 1993

FEGIS '93: Far East Workshop on Geographic Information Systems, Singapore

## The Workshop

FEGIS '93 focuses specifically on the development and application of geographic information systems (GISs). The workshop is timely, as many large-scale GIS projects have recently been initiated in this region and there is increased concern for more efficient and
interoperable GISs. This workshop provides a rare and important occasion for applied researchers, GIS developers and users to share their experiences, their problems and results. In particular, sessions for large-scale GIS projects (by invitation) undertaken in this region are planned.

## Tutorials and exhibitions

FEGIS 93 is to be held in conjunction with SSD '93, the 3rd International Symposium on Large Spatial Databases (23-25 June 1993).

Tutorials are scheduled for SSD '93 and FEGIS '93 on 21-22 June 1993. Industrial exhibitions will be held from 17 to 25 June 1993. For further information on the symposium, please contact the secretariat.

## Secretariat

Siew Foong, Ho, Department of Information Systems and Computer Science, National University of Singapore, Lower Kent Ridge, Singapore 0511. Email: hosf(a, nusvm. bitnet.


[^0]:    * This research has been supported by the National Program on Solid-State Electronics and Devices of the Italian National Research Council.

